Metrics for Assessing Security of System-on-Chip | |
---|---|
Author | |
Abstract |
Measurement and Metrics Testing - Due to the increasing complexity of modern heterogeneous System-on-Chips (SoC) and the growing vulnerabilities, security risk assessment and quantification is required to measure the trustworthiness of a SoC. This paper describes a systematic approach to model the security risk of a system for malicious hardware attacks. The proposed method uses graph analysis to assess the impact of an attack and the Common Vulnerability Scoring System (CVSS) is used to quantify the security level of the system. To demonstrate the applicability of the proposed metric, we consider two open source SoC benchmarks with different architectures. The overall risk is calculated using the proposed metric by computing the exploitability and impact of attack on critical components of a SoC. |
Year of Publication |
2022
|
Date Published |
jun
|
Publisher |
IEEE
|
Conference Location |
McLean, VA, USA
|
ISBN Number |
978-1-66548-532-6
|
URL |
https://ieeexplore.ieee.org/document/9839854/
|
DOI |
10.1109/HOST54066.2022.9839854
|
Google Scholar | BibTeX | DOI |