[Introduction](#page-0-0)

Correct-by-construction Cryptographic Hardware via Explicit Staging Transformations*

Yakir Forman Bill Harrison

High Assurance Solutions Two Six Technologies, Inc. Arlington Virginia

This research was developed with funding from the Defense Advanced Research Projects Agency (DARPA) program *Data Protection in Virtual Environments* (DPRIVE). The views, opinions and/or findings expressed are those of the author(s) and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government.

Distribution Statement 'A' (Approved for Public Release, Distribution Unlimited) 1

Background: Staging Transformations

"Staging Transformations" have been around a while

- ▶ *Pass Separation* transformation (Jørring&Scherlis86)
	- ▶ Program transformation/annotation partitioning into compile-time and run-time parts
- ▶ Code constructor in MetaML (Taha&Sheard00)
	- \blacktriangleright "1 + 2" is an expression of type int
	- \blacktriangleright "< 1 + 2 >" is an expression of type code (int) that, if you run it, will produce 3

Background: Staging Transformations

Staging Transformations" have been around a while

- ▶ *Pass Separation* transformation (Jørring&Scherlis86)
	- ▶ Program transformation/annotation partitioning into compile-time and run-time parts
- ▶ Code constructor in MetaML (Taha&Sheard00)
	- \blacktriangleright "1 + 2" is an expression of type int
	- \triangleright "< 1 + 2 >" is an expression of type code (int) that, if you run it, will produce 3

Today: Haskell/ReWire stage functions

- ▶ Staging transformation: just applying stage to part of algorithm
- stage \times turns computation \times into single cycle of hardware device
- stage functions are *akin* to lift functions of monad transformers

[Introduction](#page-0-0)

Background: ReWire Language & Toolchain

- \blacktriangleright Inherits Haskell's good qualities
	- ▶ Pure functions, strong types, monads, equational reasoning, etc.
- ▶ ReWire compiler produces Verilog, VHDL, or FIRRTL
- ▶ Freely Available: <https://github.com/twosixlabs/rewire>
- ReWire Formalization in ITP Systems (Isabelle, Coq, Agda)

Carry-Save Addition (CSA) as Pure Function

f :: $W8 \rightarrow W8 \rightarrow W8 \rightarrow (W8, W8)$ f a b c = ($((a \& b) || (a \& c) || (b \& c)) \prec' 0'$, $a \oplus b \oplus c$)

Running in GHCi

ghci> f 40 25 20 (48,37) ghci> f 41 25 20 (50,36)

Carry-Save Addition (CSA) as Pure Function

f :: $W8 \rightarrow W8 \rightarrow W8 \rightarrow (W8, W8)$ f a b c = ($((a \& b) || (a \& c) || (b \& c)) \times' (0', a \oplus b \oplus c')$

CSA Device in ReWire

csa :: (W8, W8, W8) \rightarrow Re (W8, W8, W8) () (W8, W8) () csa (a, b, c) = **do** i ← signal (**f a b c**) csa i -- N.b., tail-recursive

Carry-Save Addition (CSA) as Pure Function

f :: $W8 \rightarrow W8 \rightarrow W8 \rightarrow (W8, W8)$ f a b c = ($((a \& b) || (a \& c) || (b \& c)) \times' (0', a \oplus b \oplus c')$

CSA Device in ReWire

csa :: (W8, W8, W8) \rightarrow Re (W8, W8, W8) () (W8, W8) () csa (a, b, c) = **do** $i \leftarrow$ signal (**f a b c**) csa i -- N.b., tail-recursive

Mealy Machine

Corresponding ReWire monad

type M s = StateT s Identity -- ReWire monad type **Re i s o** = ReacT i o $(M s)$ -- consume/produce inputs & outputs synchronously signal :: $o \rightarrow \text{Re}$ i s o i

Distribution Statement 'A' (Approved for Public Release, Distribution Unlimited) 4

Carry-Save Addition (CSA) as Pure Function

f :: $W8 \rightarrow W8 \rightarrow W8 \rightarrow (W8, W8)$ f a b c = ($((a \& b) || (a \& c) || (b \& c)) \times' (0', a \oplus b \oplus c')$

CSA Device in ReWire

csa :: $(W8, W8, W8) \rightarrow \text{Re} (W8, W8, W8)$ () $(W8, W8)$ () csa (a, b, c) = **do** $i \leftarrow$ signal (**f a b c**) csa i -- N.b., tail-recursive

Stream Semantics [NFM23]

Carry-Save Addition (CSA) as Pure Function

f :: $W8 \rightarrow W8 \rightarrow W8 \rightarrow (W8, W8)$ f a b c = ($((a \& b) || (a \& c) || (b \& c)) \prec' 0'$, $a \oplus b \oplus c$)

CSA Device in ReWire

csa :: $(W8, W8, W8) \rightarrow \text{Re} (W8, W8, W8)$ () $(W8, W8)$ () csa (a, b, c) = **do** $i \leftarrow$ signal (**f a b c**) csa i -- N.b., tail-recursive

Stream Semantics [NFM23]

Carry-Save Addition (CSA) as Pure Function

f :: $W8 \rightarrow W8 \rightarrow W8 \rightarrow (W8, W8)$ f a b c = ($((a \& b) || (a \& c) || (b \& c)) \times' (0', a \oplus b \oplus c')$

CSA Device in ReWire

csa :: (W8, W8, W8) \rightarrow Re (W8, W8, W8) () (W8, W8) () csa (a, b, c) = **do** $i \leftarrow$ signal (**f a b c**) csa i -- N.b., tail-recursive

ReWire Compiler

```
$ rwc CSA.hs --verilog
$ ls -l CSA.v
 -rw-r--r-- 1 william.harrison staff 2159 Nov 14 08:33 CSA.v
```


"Curried" CSA takes inputs one per cycle

```
data Ans a = DC | Val a -- "don't care" and "valid"
    pcsa :: W8 \rightarrow Re W8 () (Ans (W8, W8)) ()
    pcsa a = dob \leftarrow signal DC
                     c \leftarrow signal DC
                     a' \leftarrow signal (Val (f a b c))
                     pcsa a'
                                           \overline{S}
```
Stream Semantics

Semantics & Staging Functions

Mealy Machine

Corresponding ReWire monad

 $type M s = StateT s Identity$ -- ReWire monad type **Re i s o** = ReacT i o $(M s)$ -- consume/produce inputs & outputs synchronously signal :: $o \rightarrow \mathbb{R}e$ i s o i

- \triangleright Formal Semantics $\frac{NFM23}{NFM23}$ is stream of "snapshots" : Stream (i, s, o)
- ▶ Staging Function*s*

```
stage :: M s a \rightarrow Re i s (Maybe o) i
stage x = do
              lift x
              i' ← signal Nothing
              return i'
```


[Explicit Staging](#page-12-0)

Correct-by-construction Cryptographic Hardware via Explicit Staging Transformations Intuitive Storyboard of Technique

Imperative Algorithm

$$
\begin{matrix}a_1 & a_2 & a_3 & \rightarrow & \\ & d_0 & & \\ & & x_1 & a_1 \\ & & x_2 & a_2 \\ & & x_3 & a_3\end{matrix}
$$

Staged Algorithm in ReWire

$$
\begin{array}{rcl}\n\setminus & a_1 &\to & \\
& a_2 &\leftarrow & \text{stage } (x_1, a_1) \\
& a_3 &\leftarrow & \text{stage } (x_2, a_2) \\
& & \text{stage } (x_3, a_3)\n\end{array}
$$

▶ Pseudocode Transliterated to Haskell ▶ "Imperative" \Rightarrow use State Monad

▶ Performant HW via ReWire compiler Coq Theorems relate stage(x_i) to x_i

[Explicit Staging](#page-12-0)

Correct-by-construction Cryptographic Hardware via Explicit Staging Transformations Intuitive Storyboard of Technique

Today: BLAKE2

Background

- \blacktriangleright Cryptographic hash function
	- ▶ Input: message blocks of 16 64-bit words
	- \triangleright Output: 8 64-bit words
- ▶ Can be used for pseudorandom number generation, e.g., in openFHE library
- ▶ Defined as imperative pseudocode in
	- ▶ *RFC 7693: BLAKE2 Cryptographic Hash and Message Authentication Function*

Cryptographic Functions in ReWire

Functions are just Functions

Blake2 Mixing Function*

```
FUNCTION G(v[0..15], a, b, c, d, x, y)
 |
            v[a] := (v[a] + v[b] + x) \mod 2**wv[d] := (v[d] \uparrow v[a]) \rightarrow \rightarrow R1<br>
v[c] := (v[c] + v[d]) mod 2**w
            v[c] := (v[c] + v[d])v[b] := (v[b] \land v[c]) \implies R2 | v[a] := (v[a] + v[b] + y) mod 2**w
 | v[d] := (v[d] ^ v[a]) >>> R3
            v[c] := (v[c] + v[d]) mod 2**wv[b] := (v[b] \land v[c]) \gg B4 |
             | RETURN v[0..15]
 |
         END FUNCTION.
```
**RFC 7693: BLAKE2 Cryptographic Hash and Message Authentication Function*

Cryptographic Functions in ReWire

Functions are just Functions

Blake2 Mixing Function* ReWire Realiz

```
FUNCTION G(v[0..15], a, b, c, d, x, y)
 |
          v[a] := (v[a] + v[b] + x) \mod 2**w | v[d] := (v[d] ^ v[a]) >>> R1
          v[c] := (v[c] + v[d])v[b] := (v[b] \land v[c]) \gg R2v[a] := (v[a] + v[b] + y) \mod 2**wv[d] := (v[d] \land v[a]) \gg R3<br>
v[c] := (v[c] + v[d]) mod 2**w
          v[c] := (v[c] + v[d])v[b] := (v[b] \land v[c]) \gg B4 |
           | RETURN v[0..15]
 |
```
ReWire Realization (pretty printed by hand)

```
_G :: Reg \rightarrow Reg \rightarrow Reg \rightarrow Reg \rightarrow Reg \rightarrow Reg \rightarrow M ()
-G a b c d x y = do
     a \leq a + b + xd \leq 1 (d \land a) >>> R1
   c \leq x = c + db \leq = (b \land c) >>> R2
 a \leq a + b + vd \leq 1 (d \land a) \geq \geq 1 R3
     c \leq x = c + db \leq 1 (b \leq c) \geq \geq R4
```
END FUNCTION.

**RFC 7693: BLAKE2 Cryptographic Hash and Message Authentication Function*

Checking against RFC7369

Screenshot from RFC7693, Appendix A

Checking against RFC7369

Screenshot from RFC7693, Appendix A

BLAKE2b-512("abc") = BA 80 A5 3F 98 1C 4D 0D 6A 27 97 B6 9F 12 F6 E9 4C 21 2F 14 68 5A C4 B7 4B 12 BB 6F DB FF A2 D1 7D 87 C5 39 2A AB 79 2D C2 52 D5 DE 45 33 CC 95 18 D3 8A A8 DB F1 92 5A B9 23 86 ED D4 00 99 23

Run Tests in Haskell

\$ ghci Blake2b-reference.hs GHCi, version 9.2.5: https://www.haskell.org/ghc/ :? for help [1 of 1] Compiling (Blake2b-reference.hs, interpreted) ghci> _BLAKE2b_512 "abc" BA 80 A5 3F 98 1C 4D 0D 6A 27 97 B6 9F 12 F6 E9 4C 21 2F 14 68 5A C4 B7 4B 12 BB 6F DB FF A2 D1 7D 87 C5 39 2A AB 79 2D C2 52 D5 DE 45 33 CC 95 18 D3 8A A8 DB F1 92 5A B9 23 86 ED D4 00 99 23

Correct-by-Construction Cryptographic Hardware via Explicit Staging Transformations

Blake2 Function*

```
FUNCTION F( h[0..7], m[0..15], t, f )
|
       | // Initialize local work vector v[0..15]
        | ...
       v[12] := v[12] ^ (t mod 2***w)
       v[13] := v[13] (1) (2) (v)| IF f = TRUE THEN
            v[14] := v[14] \land 0xFF...FF| END IF.
|
       | // Cryptographic mixing
        | ...
|
       FOR i = 0 TO 7 DOh[i] := h[i] \wedge v[i] \wedge v[i + 8]
        | END FOR.
|
        RETURN h[0..7]
|
END FUNCTION.
```
ReWire Realization

```
F : : W 128 \rightarrow Bit \rightarrow M ()
F t f = doinit_work_vector
               V12 \leq == V12 \land lowword t
               V13 \leq == V13 \land highword t
               if f then
                    V14 \leq = V13 \land 0xF. F.
                  else
                    return ()
               cryptomixing
               xor_two_halves
```
* From: *RFC 7693: BLAKE2 Cryptographic Hash and Message Authentication Function*

Correct-by-Construction Cryptographic Hardware via Explicit Staging Transformations

Blake2 Function*

```
FUNCTION F( h[0..7], m[0..15], t, f )
|
       | // Initialize local work vector v[0..15]
       | ...
       v[12] := v[12] ( t mod 2**w)v[13] := v[13] (1) (2) (v)| IF f = TRUE THEN
           v[14] := v[14] \land 0xFF...FF| END IF.
|
       | // Cryptographic mixing
        | ...
|
       FOR i = 0 TO 7 DOh[i] := h[i] \wedge v[i] \wedge v[i + 8]
       | END FOR.
|
       RETURN h[0..7]
|
END FUNCTION.
```
(Staged) ReWire Realization

```
F :: W 128 \rightarrow Bit \rightarrow \mathbf{Re} ()
F t f = dostage $ init_work_vector
               V12 \leq == V12 \land lowword \daggerV13 \leq == V13 \land highword t
               if f then
                    V14 \le = V13 \land 0xF...Felse
                    return ()
     stage cryptomixing
     stage xor two halves
```
* From: *RFC 7693: BLAKE2 Cryptographic Hash and Message Authentication Function*

Staging Theorems

Theorem (Staging Theorem)

For all snapshots (i, s, o) *and input streams* $(i' \triangleleft is)$ *,*

$$
[\!\![\,\text{stage}\,x \!>\!\!>=\!\!\!f\,]\!\!] \; (i,s,o)\, (i'\vartriangleleft is) = (i,\,s,\,o)\vartriangleleft[\!\![\,f\,]\!\!] \; i'\, (i',\,s',\,\text{Nothing})\, is
$$
 where

$$
(a\,,\,s') = \text{runST}\, [\!\![\,x\,]\!\!] \, s
$$

 \triangleright Each flavor of stage has a similar theorem

▶ All are formalized and proved in Coq

*The symbol ◁ is stream "cons".

Correctness Theorem*

- ▶ refb2b describes an imperative (state-monadic) version of BLAKE2b
- \triangleright stagedb2b formalizes the action of the device on a single input
- \blacktriangleright Let six be the unrolling:

stagedb2b Start >>= stagedb2b >>= stagedb2b >>= stagedb2b >>= stagedb2b >>= stagedb2b

Theorem (Correctness)

$$
out_7 ([\text{six}] (i, s, o) ins) = \text{fst} (runST (refb2b (m_0, m_1, m_2, m_3, p)) s)
$$

where

ins $=m_0 \triangleleft m_1 \triangleleft m_2 \triangleleft m_3 \triangleleft p \triangleleft i$ s

*Proved in Coq using staging theorems.

Summary & Conclusions

Correct-by-construction Cryptographic Hardware via Explicit Staging Transformations

IEEE Spectrum 12/22/23

Hardware Verification in the large

- ▶ DARPA DPRIVE Project with Duality; starting Phase 3
- ▶ Verifying Aggressively Optimized Hardware Accelerators for FHE
- ▶ See *Formalized High Level Synthesis with Applications to Cryptographic Hardware* [NASA Formal Methods 2023] for semantics, etc.

[Conclusions & Future Work](#page-23-0)

THANKS!

Distribution Statement 'A' (Approved for Public Release, Distribution Unlimited) 15