

A DOMAIN-SPECIFIC LANGUAGE FOR REACTIVE CONTROL PROTOCOLS OF AIRCRAFT ELECTRIC POWER SYSTEMS

Huan Xu | University of Maryland, College Park Necmiye Ozay, Ufuk Topcu, Robert Rogersten, Richard M. Murray

May 8, 2014 HCSS Annapolis, MD

APPLICATION

- Deployable autonomous fleet
- Pilot sets high-level mission
- Goals automatically assigned
- Changing tasks, real-time coordination
- Account for environment/adversary

OBJECTIVES

How do we…

… design interconnected subsystems/agents working to achieve a common goal

… specify complex temporal tasks in a manner that allows rigorous proof of correctness

… synthesize a correct-byconstruction control protocol that satisfies the specifications

Practical Impacts

- Design for certification/ verification
	- Problems discovered early
	- Less costly to fix
	- Faster development
	- **Easier integration**

OUTLINE

- *Application*
- *Objectives/Benefits*
- **Aircraft Electric Power System**
	- Problems
	- Reactive Control Synthesis
- **Domain-Specific Language**
	- Everything goes "under the hood"
- **Limitations**
- **Future Directions**

AIRCRAFT ELECTRIC POWER SYSTEM

Hydraulic, Pneumatic, Electric

Fault-tolerant, reliable, autonomous

Systematic methods for design based

- formal specifications
- verification and validation of complex systems

Increasing complexity

- VMS systems designed for verification
- Need structure to allow verification tools to be applied
- Synthesizing "correctby-construction" design protocols

AIRCRAFT ELECTRIC POWER SYSTEM

WHAT ARE SOME CONTROL/ LOGIC SYNTHESIS PROBLEMS?

- **Generation: Continuous controller** to regulate the output voltage around a nominal value.
- **Distribution:** Logic to reroute the power according to flight phases or fault conditions.
- **Load management:** Logic to shed unimportant loads when failures in generation.
- **Fault detection:** Logic to detect faults based on sensor measurements.
- **Cockpit interaction:** Logic to coordinate controllers to accommodate pilot requests.

FORMAL METHODS FOR VERIFICATION AND SYNTHESIS

TEMPORAL LOGIC

• **"Temporal" refers to underlying nature of time**

(A. Prior, 1950s)

- Linear
- Branching
- **Two key operators**
	- <> eventually property satisfied at some point in future
	- **I** always property satisfied now and forever in future

• **Linear Temporal Logic (LTL)**

- Introduced in 1970s (A. Pnueli)
- Large collection of tools for specification, design, analysis

• **Other temporal logics**

- CTL Computation Tree Logic
- TCTL Timed CTL
- MTL Metric Temporal Logic (timed LTL)
- TLA temporal logic of actions (Leslie Lamport)
- µ-calculus "least fixed point" operator

LINEAR TEMPORAL LOGIC

GENERAL PROBLEM DESCRIPTION

Given a system model and LTL specification ϕ, design a controller to ensure that any system execution will satisfy ϕ.

$$
s(t+1) = As(t) + Bu(t) + Ed(t)
$$

$$
u(t) \in U
$$

$$
d(t) \in D
$$

 $s \in \mathbb{R}^n, U \subseteq \mathbb{R}^m, D \subseteq \mathbb{R}^p$

$$
\varphi = \begin{pmatrix} \psi_{init}^e & \wedge \Box \psi_s^e \land \bigwedge_{i \in I_f} \Box \Diamond \psi_{f,i}^e \end{pmatrix} \implies \begin{pmatrix} \psi_{init}^s \land \bigwedge_{i \in I_g} \Box \Diamond \psi_{g,i}^s \end{pmatrix}
$$
assumptions on initial condition
environment
binavimment behavior

REACTIVE (OPEN) SYNTHESIS

Given:

Open transition system

 $TS = (Q, I, \mathcal{A}_{uc}, \mathcal{A}_{c}, R_{nom})$

- Q finite set of states,
- $I \subseteq Q$ set of initial states,
- A_{uc} set of uncontrollable input actions
- A_c set of controllable input actions
- $R_{nom} \subseteq Q \times A \times Q$ transition relation

Assume-guarantee type temporal logic specification

$$
\varphi=\varphi_e\to\varphi_s
$$

11

Compute: A strategy $f:(q_0,e_0,u_0,\dots,q_{i-1},e_{i-1},u_{i-1},q_i,e_i)\mapsto u_{i}$ with $(q_i, e_i, u_i, q_{i+1}) \in R_{nom}$, $\forall i \geq 0$ such that any controlled execution satisfies the specification.

TEMPORAL LOGIC PLANNING TOOLBOX (TULIP)

http://tulip-control.sourceforge.net

Python Toolbox

- GR(1), LTL specs
- Nonlinear dynamics
- Supports discretization via MPT
- Control protocol designed using JTLV
- Receding horizon compatible
- **Past Applications of TuLiP**
- Autonomous vehicles traffic planner (intersections and roads, with other vehicles)
- Distributed camera networks cooperating cameras to track people in region
- Electric power transfer fault-tolerant control of generator + switches + loads

[Wongpiromsarn, et al. HSCC2011]

PROBLEM FORMULATION

1.No AC bus shall be simultaneously powered by more than one AC source. 2.The aircraft electric power system shall provide power with the following characteristics: 115 +/- 5 V (amplitude) and 400 Hz (frequency) for AC loads and 28 +/-2V for DC loads. 3.Buses shall be according to the priority tables. 4. AC buses shall not be unpowered for more than 50ms. 5.The failure probability must be less than 10-9 for the duration of a mission.

Given a candidate topology and text-based requirements, build *a controller* that would reconfigure the system (via closing and opening contactors) by *sensing* and *reacting to* the faults and changes in system status in a way to ensure that the requirements are met.

SPECIFICATIONS

Graph $G = (V,E)$

- $V = \{v_1, \ldots, v_n\}$ (generators, buses)
- $E = \{c_1, ..., c_m\}$ (contactors)

Adjacency Matrix *Aij*

Environment Variables G_I **-** G_4 **System Variables** *C1-C7, B1-B4* Environment Assumption $|\varphi_e\rangle$ $G_i=1\}$

14

System Model (Live Paths)
$$
\boxed{\varphi_s}
$$

\n $\Box\{((G_1 = 1) \land (C_1 = 1)) \rightarrow (B_1 = 1)\}\$
\n $\Box\{((G_2 = 1) \land (C_2 = 1) \land (B_2 = 1) \land (C_3 = 1)) \rightarrow (B_1 = 1)\}\$
\n $\Box\{((G_3 = 1) \land (C_5 = 1) \land (B_3 = 1) \land (C_4 = 1) \land (B_2 = 1) \land (C_3 = 1)) \rightarrow (B_1 = 1)\}\$

 $\Box\{\neg (live\ path) \rightarrow (B_1=0)\}\$

$$
\forall \; G_i, G_j \; \Box \neg \{\bigwedge_{i \in paths(i,j)} C_i = 0\}
$$

Disconnect unhealthy generators $\boxed{\varphi_s}$ Intent \tilde{C}

 B_1 B_2

C3

 $C_1 \stackrel{\perp}{\longrightarrow} C_2 \stackrel{\perp}{\longrightarrow} C_2$

G1

$$
\Box \{ \bigwedge_{C_j \in edges(G)} (G_i = 0) \rightarrow (\tilde{C}_j = 0) \}
$$

Essential buses never unpowered for more than X time $\square \{(B_i = 0) \rightarrow (\bigcirc x_{B_i} = x_{B_i} + \delta)\}\$

$$
\square\{(B_i=1)\to (\cap x_{B_i}=0\}
$$

$$
\square\{x_{B_i}\leq X\}
$$

 B_3 B_4

 C_4 *C₇*

 G_2 G_3 G_4

 C_5 \equiv

SYNTHESIS RESULTS

Formal Spec in LTL $\varphi_e \rightarrow \varphi_s$

For one simulation trace…

with increased importance of reasoning about the interfaces between the controlled subsystems. There is relatively exten-

DOMAIN-SPECIFIC LANGUAGES

General Purpose Language

- \bullet C
- Java
- Python
- UML

Domain-Specific Language

- HTML
- GraphViz
- Mathematica
- SQL

17

- **Text-based specifications are ambiguous**
- **Formal languages**
	- Difficult to learn
	- Tedious to write

CPS [An et al. 2011] [Bhave et al. 2011]

PRIMITIVES

- **Single-line diagrams and synthesis tools don't "speak" the same language**
- **Idea: Use primitives to represent requirements**

18

APPROACH

HARDWARE TESTBED

[Rogersten, Xu, Ozay, Topcu, Murray JAIS2014]

Detailed Model

Fault - Controller reacts - Generator back on

Timing characterization of the system

LIMITATIONS/SOLUTIONS

- Full synthesis double exponential
- GR(1) synthesis polynomial
- State space scales exponentially with clocks
- Solve synthesis problem
	- Untimed
		- SAT solver
	- Distributed
		- Decompose into smaller systems
		- Counter-strategy guided refinement

