

Compositional security for higher-order systems

Limin Jia, ECE&INI CMU


Deepak Garg, MPI

Anupam Datta, CSD&ECE&CyLab CMU

Science of Security NSA Lablet

Sept. 27, 2013

Goal: Compositional security



- Do $S_1 + S_2$ satisfy a global security property φ based on local properties ψ_1 of S_1 and ψ_2 of S_2 that are checkable separately?

Challenges


■ How to model and reason about the properties of the system in the presence of adversaries

- ▼ Trusted components execute adversary supplied code
 - ▼ Examples:
 - Dynamically downloaded script,
 - Trusted component's code region may be modified by the adversary

■ Key ideas:

- ▼ Interface-confined adversary (higher-order)
- ▼ Leverage code-integrity property


Case study: An extensible hypervisor



Case study: An extensible hypervisor

Memory Integrity:

Hypervisor's memory (code and data) is only written to by hypervisor's code



Case study: An extensible hypervisor

Memory Integrity:


Hypervisor's memory (code and data) is only written to by hypervisor's code

■ Challenges

- ▼ Trusted components interact with adversary-supplied code
- ▼ Core's code may be tampered with by the adversary

■ Our approach: use a type system to

- ▼ Analyze the programs of trusted components
- ▼ Abstraction and reason about *interface-confined adversary*
- ▼ Deriving properties based on *code integrity*



Outline

- Background
- **Model**
- **Type system**
- **Case study**

System model

■ Configuration

▼ $C ::= \sigma \triangleright T_1 \mid T_2 \mid \dots \mid T_n$

Shared state


Some malicious

■ System transition

▼ $C_1 \Rightarrow(u) C_2$ iff exists i , T_i transition to T_i' at time u

■ Trace \mathcal{T} is a sequence of transitions

▼ $(u_0) C_1 \Rightarrow(u_1) C_2 \Rightarrow(u_2) \dots \Rightarrow(u_n) C_n$



Types specify properties of components

■ Assertions

- ▼ Properties about execution traces
- ▼ E.g. $\varphi = (\text{Read } i \text{ r } x \ u_1) \wedge (\text{Read } i \text{ x } y \ u_2) \wedge (u_1 < u_2)$

■ Computation types

- ▼ $\text{comp}(\tau, \varphi)$: partial correctness type
 - ▼ If e finishes, then it returns a value of type τ and the trace \mathcal{T} containing the execution of e satisfies φ
 - \mathcal{T} also contains other threads runs concurrently with e
- ▼ $\text{comp}(\varphi)$: invariant type
 - ▼ While e is running, the trace \mathcal{T} containing the execution of e satisfies φ
 - \mathcal{T} also contains other threads runs concurrently with e

Reasoning system

■ Typing judgments

variable typing

$$\Gamma \vdash e : \tau$$

logical assumptions

$$u_1.u_2.i; \Gamma \vdash c : x:\tau.\varphi$$
$$u_1.u_2.i; \Gamma \vdash c : \varphi$$

beginning, ending time points,
thread Id

$$\Gamma \vdash \varphi$$

■ Typing rules construct valid typing derivations


- ▼ Leaves of the derivations are sound assertions about atomic actions
 - ▼ Have to be proven sound given the semantic model
- ▼ Typing rules are sequential and parallel composition principles

Reasoning about the adversary

■ Adversary is interface-confined

- ▼ Can affect the system's state by calling interfaces
- ▼ E.g., Event handlers can only access core's memory using safe read and write functions
- ▼ To analyze its effect, we need to
 - ▼ Analyze the implementation of the interfaces

■ eiHub SafeRead SafeWrite



Adversary typing – Typing rule

- **Conservatively approximate e 's effects τ based on its simple type π and assertion φ**
 - ▼ $\text{stype}(e, \pi)$: simple typing constraints, do not reason about effects
 - ▼ E.g., a Boolean is not used as a function
 - ▼ Can be achieved via cheap dynamic checking
 - ▼ $\text{Conf } \tau \pi \varphi$: τ specifies expressions have effect φ


$$\frac{\Gamma \vdash \text{stype}(e, \pi) \quad \text{Conf } \tau \pi \varphi \quad \mathcal{C}(\varphi)}{\Gamma \vdash e : \tau}$$

Example

eiHub is a function
1. takes two functions as arguments
2. Only access memory through those two functions

$\text{stype}(\text{eiHub}, \pi) \vdash \text{eiHub} : \tau$

eiHub is a function
1. takes two functions (r, w) as arguments
2. If r and w maintain a memory invariant φ , then the body of eiHub maintains the invariant φ



Leveraging code integrity

- let $x = \text{read } L_{\text{ihub}}$**
in let $y = x \text{ SafeRead SafeWrite}$
in ret y

$\vdash x = \text{eiHub} \quad \vdash \text{eiHub} : \tau$

$\text{stype}(\text{eiHub}, \pi)$ \Uparrow

$\forall v, \text{mem} (L_{\text{ihub}}, v) @ u_2 \supset (v = \text{eiHub}) \quad \vdash x : ? \tau$

$\forall v, \text{mem} (L_{\text{ihub}}, v) @ u_2 \supset (x = v)$


Beta equivalence
(evaluate to the same term)

$\Gamma \vdash e' : \tau$

$\Gamma \vdash e' \equiv e$

Beta

$\Gamma \vdash e : \tau$



Formal properties of the type system


■ Soundness

- ▼ If $\Gamma \vdash \varphi$ then for all substitution δ for Γ , for all trace \mathcal{T} , $\mathcal{T} \models \text{AssumptionsIn}(\Gamma)\delta$ implies $\mathcal{T} \models \varphi\delta$

■ Composition (Robust safety)

- ▼ If $u_1; u_2; i; \vdash c : \varphi$
then $\mathcal{T} \models \varphi[U_b, U_e, j / u_1, u_2, i]$

at time U_b , thread j is about to run c
at time U_e , c has not returned




Outline

- Background
- Model
- Type system
- **Case study**

Case study: an extensible hypervisor

Verified Memory Integrity on the Design

- Core is trusted
 - Encode the algorithm in our language
 - Use type system to derive its invariant
- Guest OS is untrusted
 - Hardware axioms are used to confine its ability
- Event Handlers are not completely trusted
 - Confined to a set of interfaces (Confine rule)
- Beta rule is used to reason about jumping to code locations
 - L_{Core} , and L_{iHub}
- Inductive reasoning over the length of the trace



Axioms, $\text{start}(tCore, eCore, T_0)$,
 $\text{stype}(eiHub, \pi')$,
 $\text{mem}(L_{Core}, eCore, T_0)$,
 $\text{mem}(L_{iHub}, eiHub, T_0)$

$\vdash \forall l, v, u, u > T_0 \wedge \text{write}(i, l, v) @ u \wedge \text{coreMem } l$
 $\supset i = tCore$

Case study: a hypervisor core

Memory Integrity:

Hypervisor's memory (code and data) is only written to by hypervisor's code

A proof that any trace generated by S satisfies Memory Integrity

Hardware assumptions

A type system


Abstract model of

- hypervisor core algorithm
- Attacker (interface confined)

Properties of hypervisor code

- Proper configuration of NPT
- ...

CBMC



Summary

- **Designed a type system for reasoning about trace properties of systems that contain adversarial components**
 - ▼ Monad
 - ▼ Confine and beta rules
- **Defined trace semantics for types**
- **Proved soundness**
- **Verified the algorithm of an extensible hypervisor**