

#### Compositional Verification of Architectural Models

High Confidence Software & Systems Conference

9 May 2012 Darren Cofer





 $\ensuremath{\mathbb{C}}$  Copyright 2012 Rockwell Collins, Inc. All rights reserved.





# **Outline**

- What is META?
- Project vision
- Tool environment
- Technologies
  - System-level modeling and translation
  - Complexity-reducing architectural patterns
  - Compositional verification
- Next steps





#### Team

- Rockwell Collins / Advanced Technology Center
  - Darren Cofer, Steven Miller, Andrew Gacek
  - System modeling & analysis, tooling, integration
- UIUC
  - Lui Sha
  - Design pattern development
- University of MN
  - Michael Whalen
  - Pattern verification, compositional analysis
- WWTG
  - Chris Walter, Brian LaValley
  - Pattern implementation & analysis tools











#### What is META?

- Devise, implement, and demonstrate a radically different approach to the design, integration/manufacturing, and verification of defense systems/vehicles
- Enhance designer's ability to manage system complexity
- "Foundry-style" model of manufacturing
- Five technical areas
  - 1. Metrics of complexity
  - 2. Metrics of adaptability
  - 3. Meta-language for system design
  - 4. Design flow & tools
  - 5. Verification flow & tools



Historical schedule trends with complexity

APPROVED FOR PUBLIC RELEASE, DISTRIBUTION UNLIMITED.







#### Vision

 Improve effectiveness and scalability of system design and verification through pre-verified design patterns and compositional reasoning









• Automated model translation

#### Compositional approach scales to large software systems











### System architecture modeling

- We have been very successful at applying formal methods to software components produced in model-based development environments
  - Gryphon translation framework
  - Verification of Simulink/Stateflow models
- Objective
  - Leverage this knowledge and apply formal methods to the system design process
- Issues
  - Modeling language and tools
  - Different models of computation
  - Scalability







#### System modeling and translation

- AADL is a good fit and provides sufficiently formal notation
  - Available tools do not provide stable graphical environment
  - OSATE: open source, Eclipse-based
- SysML is being adopted by many organizations for system design
  - But has no formal semantics
  - No common textual representation across tools
- Solution: Eclipse plugin that provides bidirectional translation
  - Based on Enterprise Architect SysML tool used by Rockwell Collins
  - Define block stereotypes that correspond to AADL objects



© Copyright 2012 Rockwell Collins, Inc. All rights reserved.





## Scale and composition

- Architectural model does not capture implementation details
  - Component descriptions, interfaces, interconnections
- Assume/guarantee contracts provide the information needed from other modeling domains to reason about system-level properties
  - Guarantees correspond to the component requirements
  - Assumptions correspond to the environmental constraints that were used in proving the component requirements
  - Contract specifies precisely the information that is needed to reason about the component's interaction with other parts of the system
  - Supports hierarchical decomposition of verification process
- Contract can be applied to both components and design patterns
  - Mechanism for *verification reuse*
  - More about this later





# Complexity-Reducing 2 Architectural Design Patterns

- Design pattern = model transformation
  - $p: \mathcal{M} \rightarrow \mathcal{M}$  (partial function)
  - Applied to system models
- Reuse of verification is key
  - Not software reuse
  - Guaranteed behaviors associated with patterns (and components)
- Reduce/manage system complexity
  - Separation of concerns
  - System logic vs. application logic (e.g., fault tolerance)
  - Process complexity vs. design complexity
- Encapsulate & standardize good solutions
  - Raise level of abstraction
  - Codify best practices







#### PALS





SYNCHRONOUS NETWORK ASYNCHRONOUS BOUNDED DELAY NETWORK WITH PALS

- Provide virtual synchrony for parts of async system
- Assumptions
  - Structural preconditions on system model (bounded jitter, computation, message delivery...)
  - Required data connections exist
- Guarantees
  - Sync logic executes with period T
  - Data from step *i* consumed in step *i* +1

#### **Leader Selection**



- Create leader for group of nodes
- Assumptions
  - Nodes communicate synchronously
  - At least one nonfailed node
- Guarantees
  - All non-failed nodes agree on leader
  - If leader fails, new leader in next step
  - Non-failed node remains leader

#### **Replication**



- Create identical copies of portions of the system
- Assumptions
  - Replicas hosted on platform HW with independent failure modes
- Guarantees
  - One or replicas will operate normally in the event of a single fault

#### **Voting/Fusion**



- Combine several component interfaces
- Assumptions
  - Interfaces terminate at same destination component
  - Interfaces have same data type
- Guarantees
  - Varies with component type
  - Agreement, mid-value select, output select, average

© Copyright 2012 Rockwell Collins, Inc. All rights reserved.





Rockwell Collins







#### Final Avionics System (after pattern transformations)







# System verification 3







#### **Categories of system properties**

- Structural/static
  - Properties of the transformed model
  - Pattern assumptions, post-conditions
  - Specified and checked using Lute
  - PALS period constraint Deadline < PALS\_Period - Max\_Latency - 2\*Clock\_Jitter
- Behavioral/dynamic
  - Pattern and component interactions
  - Specified in PSL, verified by AGREE using model checking
  - Failed node will not be leader in next step
    - G(!device\_ok[j] -> X(leader[i] != j)) ;
- Resource allocation
  - RT schedulability, memory allocation, bandwidth allocation
  - ASIIST tool (UIUC/RC)
  - Threads can be scheduled to meet their deadlines
- Probabilistic
  - Failure analysis of system
  - Behavior and failure rates described using AADL error annex
  - PRISM/PRISMATIC (SIFT/RC)
  - $P(all sensors failed) < 10^{-9}$



#### **Contracts between patterns and components**

Avionics system requirement

Under single-fault assumption, GC output transient response is bounded in time and magnitude

- Relies upon
  - Guarantees provided by patterns and components
  - Structural properties of model
  - Resource allocation feasibility
  - Probabilistic system-level failure characteristics

Principled mechanism for "passing the buck"









#### Structural/static properties

- Software + HW platform
  - Process, thread, processors, bus
- Ex: PALS vertical contract
  - PALS timing constraints on platform
  - Check AADL structural properties
- Guarantees
  - Sync logic executes at PALS\_Period
  - Synchronous\_Communication
    => "One\_Step\_Delay"
- Assumptions (about platform)
  - Causality constraint:
     Min(Output time) ≥ 2ε − μmin
  - PALS period constraint: Max(Output time) ≤ T - μmax - 2ε



Software



Platform





#### Structural property checks

- Contract
  - Platform model satisfies
     PALS assumptions
- Attached at pattern instantiation
  - Model-independent
  - Assumptions
  - Pre/post-conditions
- Lute theorems
  - Based on REAL
  - Eclipse plug-in
  - Structural properties in AADL model

```
PALS_Threads := {s in Thread_Set | Property_Exists(s,
"PALS_Properties::PALS_Id")};
```

```
PALS_Period(t) := Property(t, "PALS_Properties::PALS_Period");
PALS_Id(t) := Property(t, "PALS_Properties::PALS_Id");
PALS_Group(t) := {s in PALS_Threads | PALS_Id(t) = PALS_Id(s)};
```

```
Max_Thread_Jitter(Threads) :=
    Max({Property(p, "Clock_Jitter") for p in Processor_Set |
    Cardinal({t in Threads | Is_Bound_To(t, p)}) > 0});
```

```
theorem PALS_Period_is_Period
foreach s in PALS_Threads do
    check Property_Exists(s, "Period") and
        PALS_Period(s) = Property(s, "Period");
```

```
end;
```





#### **Compositional behavior verification**

- Given
  - Assumptions for system
  - Assumptions/Guarantees for components (A, P)
- Prove
  - System guarantees (requirements)
- New analysis plug-in (AGREE)
  - Automatic translation of model structure, contracts, and verification conditions
  - Verify via k-induction model checker (KIND Tinelli @ Univ. of Iowa)







# **Contract specification in AADL**

- Derived from Property Specification Language (PSL) formalism
  - IEEE standard
  - In wide use for hardware verification
- Assume / Guarantee style specification
  - Assumptions: "Under these conditions"
  - Guarantees: "...the system will do X"
- Local definitions can be created to simplify properties
- For now, this is an AADL string property

#### Contract: fun abs(x: real) : real = if (x > 0) then x else -x ; const ADS\_MAX\_PITCH\_DELTA: real = 3.0 ; const FCS\_MAX\_PITCH\_SIDE\_DELTA: real = 2.0 ; const CSA\_MAX\_PITCH\_DELTA: real = 5.0 ; const CSA\_MAX\_PITCH\_DELTA\_STEP: real = 5.0 ; property AD\_L\_Pitch\_Step\_Delta\_Valid = true -> abs(AD\_L.pitch.val - prev(AD\_L.pitch.val, 0.0)) < ADS\_MAX\_PITCH\_DELTA property AD\_R\_Pitch\_Step\_Delta\_Valid = true -> abs(AD\_R.pitch.val - prev(AD\_R.pitch.val, 0.0)) < ADS\_MAX\_PITCH\_DELTA ; property Pitch\_lr\_ok = abs(AD\_L.pitch.val - AD\_R.pitch.val) < FCS\_MAX\_PITCH\_SIDE\_DELTA ; property some\_fgs\_active = (FD\_L.mds.active or FD\_R.mds.active) ; active\_assumption: assume some\_fgs\_active ; transient\_assumption : assume AD\_L\_Pitch\_Step\_Delta\_Valid and AD\_R\_Pitch\_Step\_Delta\_Valid and Pitch\_lr\_ok ; transient\_response\_1 : assert true -> abs(CSA.CSA\_Pitch\_Delta) < CSA\_MAX\_PITCH\_DELTA transient\_response\_2 : assert true -> abs(CSA.CSA\_Pitch\_Delta - prev(CSA.CSA\_Pitch\_Delta, 0.0)) <</pre> CSA\_MAX\_PITCH\_DELTA\_STEP ;





# **Compositional reasoning for FCS**

- Want to prove a **transient response** property
  - The autopilot will not cause a sharp change in pitch of aircraft.
  - Even when one FGS fails and the other assumes control
- Given assumptions about the environment
  - The sensed aircraft pitch from the air data system is within some absolute bound and doesn't change too quickly
  - The discrepancy in sensed pitch between left and right side sensors is bounded.
- and guarantees provided by components
  - When a FGS is active, it will generate an acceptable pitch rate
- As well as **facts** provided by pattern application
  - Leader selection: at least one FGS will always be active (modulo one "failover" step)



transient\_response\_1 : assert true ->

abs(CSA.CSA\_Pitch\_Delta) < CSA\_MAX\_PITCH\_DELTA ; transient\_response\_2 : assert true -> abs(CSA.CSA\_Pitch\_Delta - prev(CSA.CSA\_Pitch\_Delta, 0.0))

```
< CSA MAX PITCH DELTA STEP ;
```

![](_page_22_Picture_0.jpeg)

# **Compositional Reasoning and Patterns**

- Guarantees provided by pattern are encoded as facts
- Attached at pattern instantiation

Rockwell.

Collins

- Model-independent
- Assumptions
- Pre/post-conditions
- Describe relationships between several components
  - In this example, the Leader and Valid fields for the left and right FGSs.

```
pattern_instance Leader_Select_1 :
  -- sync single-step delay between elements
  assume single_step_delay_comm(FGS_L, FGS_R);
  assume single_step_delay_comm(FGS_R, FGS_L);
 -- All non-failed nodes agree on who is the leader
leader_agreement:
    assert (FGS_L.LSO.Valid and FGS_R.LSO.Valid) =>
     FGS_L.LSO.Leader = FGS_R.LSO.Leader;
 -- If a node fails, leadership is transferred to a non-failed node
leader_transfer_1:
   assert (prev(not(FGS_L.LSO.Valid), false) =>
    (FGS_R.LSO.Valid =>
      FGS_R.LSO.Leader != Get_Property(FGS_L, Leader_Select_ID)));
leader_transfer_2:
   assert prev(not(FGS_R.LSO.Valid), false) =>
     (FGS_L.LSO.Valid =>
        FGS_L.LSO.Leader != Get_Property(FGS_R, Leader_Select_ID));
  -- If any non-failed nodes exist, one of them will be the leader
  leader_existence:
   assert (prev(FGS_L.LSO.Valid or FGS_R.LSO.Valid, false)) =>
     (( FGS_L.LSO.Valid => (FGS_L.LSO.Leader >= 1 and FGS_L.LSO.Leader <= 2)) and
      ( FGS_R.LSO.Valid => (FGS_R.LSO.Leader >= 1 and FGS_R.LSO.Leader <= 2)));
  -- If the leader does not fail, it shall remain the leader.
  leader_persistence_1: assert
    (prev(FGS_L.LSO.Valid and
     FGS_L.LSO.Leader = Get_Property(FGS_L, Leader_Select_ID), false)) =>
       (FGS_L.LSO.Valid =>
          FGS_L.LSO.Leader = Get_Property(FGS_L, Leader_Select_ID));
  leader persistence 2: assert
   (prev(FGS_R.LSO.Valid and
   FGS_R.LSO.Leader = Get_Property(FGS_R, Leader_Select_ID), false)) =>
      (FGS_R.LSO.Valid =>
         FGS_R.LSO.Leader = Get_Property(FGS_R, Leader_Select_ID));
end pattern_instance Leader_Select_1 ;
```

![](_page_23_Picture_0.jpeg)

![](_page_23_Picture_1.jpeg)

#### **Proof Process**

- Order of data flow through system components is computed by AGREE
  - {System inputs}  $\rightarrow$  {FGS\_L, FGS\_R}
  - {FGS\_L, FGS\_R} → {AP}
  - $\{AP\} \rightarrow \{System outputs\}$
- Based on flow, we establish four proof obligations
  - 1. System assumptions  $\rightarrow$  FGS\_L assumptions
  - 2. System assumptions  $\rightarrow$  FGS\_R assumptions
  - 3. System assumptions + FGS\_L guarantees + FGS\_R guarantees → AP assumptions

![](_page_23_Figure_11.jpeg)

- 4. System assumptions + {FGS\_L, FGS\_R, AP} guarantees  $\rightarrow$  System guarantees
- System can also handle circular flows, but user has to choose where to break cycle (usually a time delay)

![](_page_24_Picture_0.jpeg)

Veriti	cation	
	Janon	

![](_page_24_Figure_3.jpeg)

#### Counterexample

	Pie Edit Very Inset Parnet To I		Service of the servic	_		_	_		_					Ini
	the first start shows for	ANDL - COMPTONSSOUGHOUSE TO STATIS	Sale - EDICT-Core Tool Salte											- 101
🗄 😑 AADI. 🔛 EDOCT Design 🕁 Res	10	Die Edit Verv Joseft Figroat Dools Data	Bugan Deb											
AADL Nevigator 13	🛅 🧧 AADI, 🔣 EDUCT Design 🚡	····································	2011日 日日 1000	48	0.	4 個	0 0	# Q		6 1 4	1 - O	( <b>b</b> • • •	+;;	
	😴 AADL Novigetor 💠	🔁 🔶 AADL 🔀 EDOCT Design 🔥 Resource												
Pinal Avionics System		💣 AADL Navigator 💠 🚍 🗖	TOP.aant2 RES.aant2	ER	CS.aad	nm 55080	6095170311	17965 His [	1					- [
🖶 😂 asd	E M Pinal Aviorics System		A25 • 6 5	astern b	evel quarantee	-		COLUMN THE R						
🖯 🗁 packages	(F) (D) and	and the second se		B	C.	0	F	F	0	14		1	¥	1-
ADS and	IF Co and	🗄 🔛 Pinal_Avionics_System 💻	1 Senal	Time	Sten	0			Y			4	~	100
AHS.oad	C C and and	🕀 😂 aad	3	- 49-0	onepe 0	- 1	3		4	5				
bea.54 mil	D and and	🖯 🔂 packages	AD Latin val	real	1.80952	0.85714	-0.09524	-104792	-1.66667	-0.85714				
	AUS-8842	ADS and	4 AD Lotto vald	bool	FALSE	TRUE	FALSE	TRUE	TRUE	FALSE				
	AHG.abil2	AH5.oad	5 AD Rutth val	real	3.47619	2 57143	1.61.805	0.90476	-0.04762	-0.90476				
CSA.and	APS-aax12	- 115 and	AD Rotinsaid	bool	TRUE	TA SE	TRUE	FALSE.	FALSE	TRUE				
PCLasd	- A5.aad2	- H and	Y AP CIA caa pitch delta	real	0	0.04762	142857	3.40476	3.38095	-1.81905				
- III PCE-and	GA and	AC.883	E AP GC L crists pitch delta	teal	ŏ	-0.04762	3 52381	-171429	-1.7619	-1.86687				
PG5-aad	- B FCLand2	CSA.and	B LAP GC L mds active	bool	TRUE	FALSE	FALSE	FALSE	FALSE	TRUE				
PMS.cod	- A ACA AND	PCLasd	TE AP GC R creds pitch meta	real	0	3.47618	2.62381	186687	0.85714	1.80952				
PMA.sod	C BOX and	PC3-and	11 AP GC R mds active	bool	TRUE	TRUE	FALSE	FALSE	FALSE	FALSE				
- UDS and	D max	PG5-aad	12 Assumptions for AP	boal	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE				
NAM AND	the PPGLeenig	PPG.aad	13 Assumptions for FCI	bool	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE				
B (00) and	PG.astC	Plaast	14 Assumptions for FOS 1	boal	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE				
PF1/333	DS and	UTC and	15 Assumptions for FGS_R	boal	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE				
THROTTLE.aad	AWV. seci2	D BANK work	16 FGS LGC ends sith det	real	-0.04762	3.62381	-1.71429	+1.7618	-1.66867	-1.6904B				
TOP.aud	PFD-ssd2	1941.000	12 FGS L GC mds active	bost	FALSE	FALSE	FALSE	FALSE	TRUE	FALSE				
TYPES.aud	THEOTELE.and2	PPC.aad	18 FGS LLSO leader	ent.	2	2	3	2	1	3				
bee.RTOV	TOP Complete Aut	THROTTLE.aad	18 FGS 1120 vald	boti	FALSE	TRUE	FALSE	TRUE	TRUE	FALSE				
bes_TSOY	D 100 and	top.aad	20 FGS R.OC crnds atch det	real	3 47619	2.62381	1.66667	0.85714	1.80952	0.85714				
E Ch constants	D Dates of the	T/PES.ead	21 FOS B OC mds active	bosi	TRUE	FALSE	FALSE	FALSE	FALSE	FALSE				
Ch and	Intestabiliz	VOTER.and	22 FOS RLSO leader	int	0	B	1	D	1	1				
C 2 44	WOTER. add 2	NOT and	23 FGS RLSO valid	bool	TRUE	FALSE	TRUE	FALSE	FALSE	TRUE				
la in packages	WOKE and 2	El Da consecturate	24 leader pitch delta	real	0	3.47619	3 47619	3.47619	3,47619	-1.66667				_
ADS. bent2	III 🗁 propertysets	The property sets	25 Bystem level guarantees	bodi	TRUE	TRUE	TRUE	TRUE	TRUE	FALSE				
AHS. april2	IE I NETA-SOC	= - 450	26											
AP5.aax12	E D META-SysAnalyzer	🖂 🔛 packages	IN A P HI Summer System	level au	waters /				14				-	11
AS.aad2	E 123 META-SveCom	ADS.aaxl2	and the second second	The Local Dates	a announg.	-			4.1					-
- St CSA andZ	E 12 webs storet	AHS.aanl2	Problems Properties M	del Verific	ation 🕒 Cons	ale 33					1	1 4	8 - T -	-
- D BCL and	T TA WATERALI	AP5.and2	La TA		the second s	-								
D BCB and	E 10 WWIGAADL	- AS. aard2	Putering Vind											_
in Province	It www.rg-Resources		Providence of the second land											
101 Pap-48/06	II Plugin_Resources	B B't and	burging one results											
the start	and the second se	Contraction in	Generating Kind code											
4 10	×	0 1-3-402	Running Kind											
		- M P55.4842	Parsing the results											
	0		*											1.00

![](_page_25_Picture_0.jpeg)

![](_page_25_Picture_1.jpeg)

#### **Next steps**

- Extend compositional verification to more complex models of computation
  - Multiple rates, delays, asynchrony
- Incorporate additional design patterns in library
  - Especially fault tolerance patterns with existing verification artifacts
- Improved annotation of contracts in architecture models
  - AADL annex? Alternate representations (e.g., sequence diagrams?)
- More general mechanism for composing evidence from multiple sources
  - Evidence graph, assurance case

![](_page_26_Picture_0.jpeg)

![](_page_26_Picture_1.jpeg)

#### **Download**

• AADL Tools wiki

#### https://wiki.sei.cmu.edu/aadl/index.php/RC\_META

![](_page_26_Picture_5.jpeg)