Verification of Concurrent Software in the Context of Weak Memory

Jade Alglave with Daniel Kroening, Vincent Nimal and Michael Tautschnig

May 9, 2013

A comfortable model for concurrent programming would be Sequential Consistency (SC), as defined by Leslie Lamport in 1979:

The result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program.

Consider the following example, where initially $x = y = 0$:

Consider the following example, where initially $x = y = 0$:

Consider the following example, where initially $x = y = 0$:

Consider the following example, where initially $x = y = 0$:

Consider the following example, where initially $x = y = 0$:

Experiment

 ${x=0; y=0;}$

P0 | P1 ; MOV [y],\$1 | MOV [x],\$1 ; MOV EAX,[x] | MOV EAX,[y] ;

```
exists (0:EAX=0 \land 1:EAX=0)
```
Let us check that on my machine.

Weak memory models

- \triangleright We just observed $r1=r2=0$ on my laptop
- \triangleright Modern architectures allow more executions than SC
	- \triangleright x86, Power or ARM
- \blacktriangleright They provide weak memory models

We propose two ways of verifying concurrent software running on weak memory:

- \triangleright we instrument the program to embed the weak memory semantics inside it, then feed the transformed program to an SC verification tool;
- \triangleright we explicitly builds partial order models representing the possible executions of the program on weak memory.

Instrumentation

Bringing verification tools up to speed

Most verification tools assume SC: ESBMC, Poirot, SatAbs, Threader, . . .

- \blacktriangleright How can we verify concurrent programs for weak memory?
- \triangleright Without having to rewrite all of these tools?
- \blacktriangleright For every architecture?

Rather than modifying a tool, we modify its input.

Instrumentation stategy

Instrumentation

Instrumenting writes

Consider the following program on SC:

not observable:

r1=0; r2=0

Jade Alglave [Verification of Concurrent Software in the Context of WM](#page-0-0) May 9, 2013 11 / 25

Instrumenting writes

Consider the following program on SC:

Writes access fifo buffers, one per memory location.

observable:

$$
r1=0; r2=0
$$

Jade Alglave [Verification of Concurrent Software in the Context of WM](#page-0-0) May 9, 2013 11 / 25

Consider the following program on SC:

iriw

not observable:

r1=1; r2=0; r3=2; r4=0;

Jade Alglave [Verification of Concurrent Software in the Context of WM](#page-0-0) May 9, 2013 12 / 25

Consider the following program on SC:

not observable:

r1=1; r2=0; r3=2; r4=0;

Jade Alglave [Verification of Concurrent Software in the Context of WM](#page-0-0) May 9, 2013 12 / 25

Consider the following program on SC:

Reads read from the buffers.

observable:

$$
r1=1;\;r2=0;\;r3=2;\;r4=0;
$$

What about a demo?

Partial-order models

Rolling up our sleeves

- \blacktriangleright Here we chose to build a tool that is weak memory aware by design
- ▶ We adapted CBMC (a bounded model-checking tool for C code)

Independent Reads of Independent Writes

iriw

r1=1; r2=0; r3=2; r4=0;

Validity of an execution

- \triangleright An execution is valid on an architecture if it does not show certain cycles.
- \triangleright So we assign a clock to each event
- \blacktriangleright Then see if we can order these clocks w.r.t. less-than over N

On iriw

$$
\begin{array}{ll}\n\text{(po } P_0) & c_{ab} \\
\text{(rf } x) & s_{ea} \\
\text{(rf } x) & (s_{iod} \wedge c_{ioe}) \Rightarrow c_{de} \\
\text{(fr } x) & (s_{iod} \wedge c_{ioe}) \Rightarrow c_{de} \\
\end{array}
$$

- \triangleright On SC: unsatisfiable
- On Power: satisfiabe as we remove (rf x) and (rf y)

Jade Alglave [Verification of Concurrent Software in the Context of WM](#page-0-0) May 9, 2013 18 / 25

What about a demo?

A real-world example

PostgreSQL developers' discussions

Synchronisation in PostgreSQL

```
void worker(int i)
2 \{ while(! latch [i]);
3 for (:;)4 { assert (! latch [i] || flag [i]);
5 latch [i] = 0;6 if ( flag [i])
7 \quad \{ \text{flag}[i] = 0;8 flag [(i+1)\%WORKERS] = 1;
9 latch [(i+1)\%WORKERS] = 1;
10 }
_{11} while(! latch [i ]);
12 }
13 }
```
Each element of the array latch is a shared boolean variable dedicated to interprocess communication.

A process waits to have its latch set then should have work to do, namely passing around a token via the array flag (line [8\)](#page-28-0).

Once the process is done, it sets the latch of the process the token was passed to (line [9\)](#page-28-1).

Synchronisation in PostgreSQL

```
void worker(int i)
2 \{ while(! latch [i]);
3 for (:;)4 { assert (! latch [i] || flag [i]);
5 latch [i] = 0;6 if ( flag [i])
7 \quad \{ \text{flag}[i] = 0;8 flag [(i+1)\%WORKERS] = 1;9 latch [(i+1)\%WORKERS] = 1;
10 }
_{11} while(! latch [i ]);
12 }
13 }
```
Starvation seemingly cannot occur: when a process is woken up, it has work to do.

Yet, the developers observed that the wait in line [11](#page-28-2) would time out, i.e. starvation of the ring of processes.

The processor can delay the write in line [8](#page-28-0) until after the latch had been set in line [9.](#page-28-1)

Message passing idiom in PostgreSQL

This corresponds to the message passing idiom

Message passing idiom in PostgreSQL

This corresponds to the message passing idiom which requires synchronisation to behave as on SC

Load buffering idiom in PostgreSQL

We also found a load buffering idiom

Load buffering idiom in PostgreSQL

We also found a load buffering idiom which is only a potential bug for now, since not yet implemented on Power machines

\triangleright Instrumentation: paper at ESOP 13 <http://cprover.org/wmm>

▶ Partial orders for BMC: paper at CAV 13 <http://cprover.org/wpo>

Jade Alglave [Verification of Concurrent Software in the Context of WM](#page-0-0) May 9, 2013 25 / 25

Formally

Architectures

An architecture $A \triangleq$ (ppo, grf, ab) gives us:

- \blacktriangleright the preserved program order ppo;
- \triangleright the global read-from grf determines if
	- \triangleright store buffering is allowed (as on $\times 86$);
	- \triangleright if the stores are atomic (unlike on Power or ARM);
- \blacktriangleright the barrier semantics ab.

Machine state

A state $s \triangleq$ (m, b, rs) contains:

- \triangleright the memory m: a map from addresses to writes to this address;
- \triangleright the buffer b: a total order over writes per address;
- \blacktriangleright the read set rs: a set of reads.

Instrumenting writes

$$
\frac{\text{DELAY READ}}{\sum_{s} \frac{d(r(w,r))}{\longrightarrow} (m, b, updrs(rs, r))}
$$

Read from set

$$
r \in rs \land
$$
\n
$$
rs \cap \{r \mid (r, w) \in dp\} = \emptyset \land
$$
\n
$$
rr(b, \{e \mid (e, r) \in ppo \cup ab\}) = \emptyset \land
$$
\n
$$
rs \cap \{e \mid (e, w) \in ppo \cup ab\} = \emptyset \land
$$
\n
$$
[(w = m(\text{addr}(r)) \land rr(b, \{w \mid (w, r) \in po\text{-loc}\}) = \emptyset) \lor
$$
\n
$$
\frac{(w \neq m(\text{addr}(r)) \land w \in b \land \text{visible}(w, r))]}{s \xrightarrow{f(r(w, r))} (m, b, \text{delrs}(rs, r))}
$$

Visibility

A write w is *visible* to a read r , when:

- \triangleright w and r share the same address ℓ :
- \triangleright w is in the part of the buffer visible to r, namely if:
	- \triangleright store buffering is not allowed, w cannot be on the same thread as r;
	- \triangleright stores are atomic, w cannot be on a different thread from r;
- \triangleright w is b-before the first write w_a to ℓ that is po-after r;
- w is equal to, or b-after, the last write w_b to ℓ that is po-before r.