# Verification of Concurrent Software in the Context of Weak Memory

#### Jade Alglave with Daniel Kroening, Vincent Nimal and Michael Tautschnig

May 9, 2013

A comfortable model for concurrent programming would be Sequential Consistency (SC), as defined by Leslie Lamport in 1979:

The result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program.

Consider the following example, where initially x = y = 0:



(a)(b)(c)(d)	$r1=0\wedger2=1$
(c)(d)(a)(b)	$r1=1\wedger2=0$
(a)(c)(b)(d)	
(a)(c)(d)(b)	$r1=1\wedger2=1$
(c)(a)(b)(d)	
(c)(a)(d)(b)	

Consider the following example, where initially x = y = 0:



(a)(b)(c)(d)	$r1=0\wedger2=1$
(c)(d)(a)(b)	$r1=1\wedger2=0$
(a)(c)(b)(d)	
(a)(c)(d)(b)	$r1=1\wedger2=1$
(c)(a)(b)(d)	
(c)(a)(d)(b)	

Consider the following example, where initially x = y = 0:



(a)(b)(c)(d)	$r1=0\wedger2=1$
(c)(d)(a)(b)	$r1=1\wedger2=0$
(a)(c)(b)(d)	
(a)(c)(d)(b)	$r1=1\wedger2=1$
(c)(a)(b)(d)	
(c)(a)(d)(b)	

Consider the following example, where initially x = y = 0:



(a)(b)(c)(d)	$r1=0\wedger2=1$
(c)(d)(a)(b)	$r1=1\wedger2=0$
(a)(c)(b)(d)	
(a)(c)(d)(b)	$r1=1\wedger2=1$
(c)(a)(b)(d)	
(c)(a)(d)(b)	

Consider the following example, where initially x = y = 0:



(a)(b)(c)(d)	$r1=0\wedger2=1$
(c)(d)(a)(b)	$r1=1\wedger2=0$
(a)(c)(b)(d)	
(a)(c)(d)(b)	$r1=1\wedger2=1$
(c)(a)(b)(d)	
(c)(a)(d)(b)	

#### Experiment

{x=0; y=0;}

PO | P1 ; MOV [y],\$1 | MOV [x],\$1 ; MOV EAX,[x] | MOV EAX,[y] ;

exists (0:EAX=0 /\ 1:EAX=0)

Let us check that on my machine.

#### Weak memory models

- We just observed r1=r2=0 on my laptop
- Modern architectures allow more executions than SC
  - x86, Power or ARM
- They provide weak memory models

We propose two ways of verifying concurrent software running on weak memory:

- we instrument the program to embed the weak memory semantics inside it, then feed the transformed program to an SC verification tool;
- we explicitly builds partial order models representing the possible executions of the program on weak memory.

#### Instrumentation

### Bringing verification tools up to speed

Most verification tools assume SC: ESBMC, Poirot, SatAbs, Threader, ...

- How can we verify concurrent programs for weak memory?
- Without having to rewrite all of these tools?
- For every architecture?

Rather than modifying a tool, we modify its input.

#### Instrumentation stategy



#### Instrumentation

#### Instrumenting writes

Consider the following program on SC:



not observable:

#### r1=0; r2=0

Jade Alglave

#### Instrumenting writes

Consider the following program on SC:



Writes access fifo buffers, one per memory location.

observable:

Consider the following program on SC:

	in w			
P <sub>0</sub>	$P_1$	P <sub>2</sub>	P <sub>3</sub>	
$(a)$ r1 $\leftarrow$ x	$(c)$ r3 $\leftarrow$ y	$(e) \mathbf{x} \leftarrow 1$	$(f)$ y $\leftarrow$ 2	
$(b)$ r2 $\leftarrow$ y	$(d)$ r4 $\leftarrow$ x			
r1=1; r2=0; r3=2; r4=0;				

:.....

not observable:

Verification of Concurrent Software in the Context of WM May 9, 2013 12 / 25

Consider the following program on SC:

	Iriw			
$P_0$	$P_1$	P <sub>2</sub>	P <sub>3</sub>	
$(a)$ r1 $\leftarrow$ x	$(c)$ r3 $\leftarrow$ y	$(de) \mathbf{b}(x) \leftarrow 1$	$(df) b(y) \leftarrow 2$	
$(b)$ r2 $\leftarrow$ y	$(d)$ r4 $\leftarrow$ x	$(fe) \mathbf{x} \leftarrow \mathbf{b}(\mathbf{x})$	$(ff) y \leftarrow b(y)$	
r1=?; r2=?; r3=?; r4=?;				

. .

not observable:

r1=1; r2=0; r3=2; r4=0;

Verification of Concurrent Software in the Context of WM May 9, 2013 12 / 25

Consider the following program on SC:

iriw			
$P_0$	$P_1$	P <sub>2</sub>	P <sub>3</sub>
$(a)$ r1 $\leftarrow$ b $(x)$	$(c)$ r3 $\leftarrow$ b $(y)$	$(de) b(x) \leftarrow 1$	$(df) b(y) \leftarrow 2$
$(b)$ r2 $\leftarrow$ y	$(d)$ r4 $\leftarrow$ x	$(fe) \mathbf{x} \leftarrow \mathbf{b}(\mathbf{x})$	$(ff) y \leftarrow b(y)$
r1=?; r2=?; r3=?; r4=?;			

Reads read from the buffers.

observable:

What about a demo?

#### Partial-order models

### Rolling up our sleeves

- Here we chose to build a tool that is weak memory aware by design
- ▶ We adapted CBMC (a bounded model-checking tool for C code)

#### Independent Reads of Independent Writes



r1=1; r2=0; r3=2; r4=0;



## Validity of an execution

- An execution is valid on an architecture if it does not show certain cycles.
- So we assign a clock to each event
- $\blacktriangleright$  Then see if we can order these clocks w.r.t. less-than over  $\mathbb N$

### On iriw



- On SC: unsatisfiable
- On Power: satisfiabe as we remove (rf x) and (rf y)

Jade Alglave

Verification of Concurrent Software in the Context of WM May 9, 2013

18 / 25

What about a demo?

A real-world example

## PostgreSQL developers' discussions

Bie Edi View Higtory Bookmaks bols Help Pie Edi View Higtory Bookmaks bols Help Pie Edi View Higtory Bookmaks bols Help Pie Higtory Help<		Yes, WaltLatch is vulnerable to weak-memory-ordering bugs - Iceweasel		
	<u> E</u> dit ⊻iew Hi <u>s</u> tory <u>B</u> ookma	rks Iools Help		
Y res. WaitLatch is vulnerable       Pe: Latches with weak mem >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	🧇 🧼 🔹 📚 🛣 🖤 F	ttp://www.postgresql.org/message-id/24241.1312739269@sss.pgh.pa.us	<u>ଲି</u> ☆ ▼ Google	٩
<pre>wetLatch is vulnerable ¥ Pe: Latches weth weak mem * * Yes, WaitLatch is vulnerable to weak-memory-ordering bugs From: Tom Lane <tgl(at)sss(dot)pgh(dot)pa(dot)us> To: pgsql-hackers(at)postgreSQL(dot)org Subject: Yes, WaitLatch is vulnerable to weak-memory-ordering bugs Date: 2011-08-07 17:47:49 Message-ID: 24241.1312739269@sss.pgh.pa.us (view raw or flat) Thread: 2011-08-07 17:47:49 from Tom Lane <tgl(at)sss(dot)pgh(dot)pa(dot)us> Lists: pgsql-hackers I suspected \$SUBJECT from the beginning, and I've now put in enough work to be able to prove it. The attached test program reliably fails within a few minutes of being started, when run with 8 worker processes on an @-core PPC machine) It's a pretty simple "token passing ring" protocol, and et some point one of the processes eses its latch set without seeing its flag set, so it goes back to sleep and the token stops getting passed.</tgl(at)sss(dot)pgh(dot)pa(dot)us></tgl(at)sss(dot)pgh(dot)pa(dot)us></pre>				
Yes, WaitLatch is vulnerable to weak-memory-ordering bugs         From:       Tom Lane <tgl(at)sss(dot)pgh(dot)pa(dot)us>         To:       pgsql-hackers(at)postgreSQL(dot)org         Subject:       Yes, WaitLatch is vulnerable to weak-memory-ordering bugs         Date:       2011-08-07 17:47:49         Message-ID:       24241.1312739269@sss.pgh.pa.us (view raw or flat)         Thread:       2011-08-07 17:47:49 from Tom Lane <tgl(at)sss(dot)pgh(dot)pa(dot)us>         Lists:       pgsql-hackers         S       I suspected \$SUBJECT from the beginning, and Live now put in enough work to be able to prove it. The attached test program reliably fails within a few minutes of being started, when run with 8 worker processes on an @-core PPC machine) It's a pretty simple "token passing ring" protocol, and at some point one of the processes sees its latch set without seeing its flag set, so it goes back to sleep and the token stops getting passed.</tgl(at)sss(dot)pgh(dot)pa(dot)us></tgl(at)sss(dot)pgh(dot)pa(dot)us>	👎 Yes, WaitLatch is vulnerable 🕻	🖇 🅎 Re: Latches with weak mem 💥 👘		•
From:       Tom Lane <tgl(at)sss(dot)pgh(dot)pa(dot)us>         To:       pgsql-hackers(at)postgreSQL(dot)org         Subject:       Yes, WaitLatch is vulnerable to weak-memory-ordering bugs         Date:       2011-08-07 17:47:49         Message-ID:       24241.1312739269@sss.pgh.pa.us (view raw or flat)         Thread:       2011-08-07 17:47:49 from Tom Lane <tgl(at)sss(dot)pgh(dot)pa(dot)us>         *       Lists:         pgsql-hackers         *         I suspected \$SUBJECT from the beginning, and I've now-put in enough work to be able to prove it. The attached testo program reliably fails within a few minutes of being started, when run with 8 worker processes on an @-core PPC machine) It's a pretty simple "token passing ring" protocol, and at some point one of the processes ess its latch set without seeing its flag set, so it goes back to sleep and the token stops getting passed.</tgl(at)sss(dot)pgh(dot)pa(dot)us></tgl(at)sss(dot)pgh(dot)pa(dot)us>	Yes, WaitLa	tch is vulnerable to weak-memory-ordering bug	5	Ì
To:       pgsql-hackers(at)postgreSQL(dot)org         Subject:       Yes, WaitLatch is vulnerable to weak-memory-ordering bugs         Date:       2011-08-07 17:47:49         Message-ID:       24241.1312739269@sss.pgh.pa.us (view raw or flat)         Thread:       2011-08-07 17:47:49 from Tom Lane <tgl(at)sss(dot)pgh(dot)pa(dot)us>         Lists:       pgsql-hackers         I       suspected \$SUBJECT from the beginning, and Live now-put in enough work to be able to prove it. The attached test program reliably fails within a few minutes of being started, when run with 8 worker processes on an @-core PPC machine) It's a pretty simple "token passing ring" protocol, and at some point one of the processes sees sees it alch set without seeing its flag set, so it goes back to sleep and the token stops getting passed.</tgl(at)sss(dot)pgh(dot)pa(dot)us>	From:	Tom Lane <tgl(at)sss(dot)pgh(dot)pa(dot)us></tgl(at)sss(dot)pgh(dot)pa(dot)us>		
Subject:       Yes, WaitLatch is vulnerable to weak-memory-ordering bugs         Date:       2011-08-07 17:47:49         Message-ID:       24241.1312739269@sss.pgh.pa.us (view raw or flat)         Thread:       2011-08-07 17:47:49 from Tom Lane <tgl(at)sss(dot)pgh(dot)pa(dot)us>         Lists:       pgsqL-hackers         S       I suspected \$SUBJECT from the beginning, and Live now-put in enough work to be able to prove it. The attached test program reliably fails within a few minutes of being started, when run with 8 worker processes on an @-core PPC machine) It's a pretty simple "token passing ring" protocol, and at some point one of the processes sees its latch set without seeing its flag set, so it goes back to sleep and the token stops getting passed.</tgl(at)sss(dot)pgh(dot)pa(dot)us>	To:	pgsql-hackers(at)postgreSQL(dot)org		
Date:       2011-08-07 17:47:49         Message-ID:       24241.1312739269@sss.pgh.pa.us (view raw or flat)         Thread:       2011-08-07 17:47:49 from Tom Lane <tgl(at)sss(dot)pgh(dot)pa(dot)us>         Lists:       pgsql-hackers         I       suspected \$SUBJECT from the beginning, and I've now put in enough work to be able to prove it. The attached test program reliably fails within a few minutes of being started, when run with 8 worker processes on an 6 core PPC machine). It's a pretty simple "token passing ring" protocol, and at some point one of the processes sees its latch set without seeing its flag set, so it goes back to sleep and the token stops getting passed.</tgl(at)sss(dot)pgh(dot)pa(dot)us>	Subject:	Yes, WaitLatch is vulnerable to weak-memory-ordering bugs		
Message-ID:       24241.1312739269@sss.pgh.pa.us (view raw or flat)         Thread:              2011-08-07 17:47:49 from Tom Lane <tgl(at)sss(dot)pgh(dot)pa(dot)us>          Lists:       pgsqLhackers         s              I suspected \$SUBJECT from the beginning, and L've now-put in enough work             to be able to prove it. The attached test program reliably fails within             a few minutes of being started, when run with 8 worker processes on an             8 - core PPC machine) It's a pretty simple "token passing ring" protocol,             and at some point one of the processes ess its lach set without seeing             its flag set, so it goes back to sleep and the token stops getting passed.</tgl(at)sss(dot)pgh(dot)pa(dot)us>	Date:	2011-08-07 17:47:49		_
Thread: 2011-08-07 17:47:49 from Tom Lane <tgl(at)sss(dot)pgh(dot)pa(dot)us> Lists: pgsql-hackers  I suspected \$SUBJECT from the beginning, and I've now put in enough work to be able to prove it. The attached test program reliably fails within a few minutes of being started, when run with 8 worker processes on an 0 core PPC machine) It's a pretty simple "token passing ring" protocol, and at some point one of the processes sees its latch set without seeing its flag set, so it goes back to sleep and the token stops getting passed.</tgl(at)sss(dot)pgh(dot)pa(dot)us>	Message-ID:	24241.1312739269@sss.pgh.pa.us (view raw or flat)		
S Lists: pgsql-hackers I suspected \$SUBJECT from the beginning, and I've now put in enough work to be able to prove it. The attached test program reliably fails within a few minutes of being started, when run with 8 worker processes on an C-core PPC machine) It's a pretty simple "token passing ring" protocol, and at some point one of the processes sees its latch set without seeing its flag set, so it goes back to sleep and the token stops getting passed.	s Thread:	2011-08-07 17:47:49 from Tom Lane <tgl(at)sss(dot)pgh(dot)pa(< p=""></tgl(at)sss(dot)pgh(dot)pa(<>	(dot)us>	-
I suspected \$SUBJECT from the beginning, and I've now put in enough work to be able to prove it. The attached test program reliably fails within a few minutes of being started, when run with 8 worker processes on an 8-core PPC machine) It's a pretty simple "token passing ring" protocol, and at some point one of the processes sees its latch set without seeing its flag set, so it goes back to sleep and the token stops getting passed.	Lists:	pgsql-hackers		
	I suspected to be able a few minut & core PPC and at some its flag se	\$SUBJECT from the beginning, and <u>l've now put in enough</u> wo to prove it. The attached test program reliably fails with so of being started, when run with 8 worker processes on ar machine) It's a pretty simple "token passing ring" protocc point one of the processes sees its latch set without seei t, so it goes back to sleep and the token stops getting pas	prk hin h, hg ssed.	×
Done	Done			

# Synchronisation in PostgreSQL

```
void worker(int i)
     while(!latch[i]);
2
      for (;;)
3
      { assert (! latch [i] || flag [i]);
4
        latch[i] = 0;
5
        if (flag [i])
6
        \{ flag[i] = 0; \}
7
           flag [(i+1)%WORKERS] = 1;
8
           latch [(i+1)%WORKERS] = 1;
9
10
        while(! latch [ i ]);
11
      }
12
13
```

Each element of the array latch is a shared boolean variable dedicated to interprocess communication.

A process waits to have its latch set then should have work to do, namely passing around a token via the array flag (line 8).

Once the process is done, it sets the latch of the process the token was passed to (line 9).

# Synchronisation in PostgreSQL

```
void worker(int i)
    { while(! latch [ i ]);
2
      for (;;)
3
      { assert (! latch [i] || flag [i]);
4
         latch[i] = 0;
5
         if (flag [i])
6
        \{ flag[i] = 0; \}
7
           flag [(i+1)%WORKERS] = 1;
8
           latch [(i+1)%WORKERS] = 1;
9
10
        while(! latch [ i ]);
11
      }
12
13
```

Starvation seemingly cannot occur: when a process is woken up, it has work to do.

Yet, the developers observed that the wait in line 11 would time out, i.e. starvation of the ring of processes.

The processor can delay the write in line 8 until after the latch had been set in line 9.

Message passing idiom in PostgreSQL

This corresponds to the message passing idiom



Message passing idiom in PostgreSQL

This corresponds to the message passing idiom which requires synchronisation to behave as on SC



## Load buffering idiom in PostgreSQL

We also found a load buffering idiom

pgsq	l (lb)		
Worker 0	Worker 1	R flag[0] R fla	g[1]
(6)if(flag[0])	(6)if(flag[1])	po rf rf	po
(8)flag[1]=1;	(8)flag[0]=1;	W flag[1] W fla	ag[0]
Allowed: flag[0]=1	; flag[1]=1		

## Load buffering idiom in PostgreSQL

We also found a load buffering idiom which is only a potential bug for now, since not yet implemented on Power machines





#### Instrumentation: paper at ESOP 13 http://cprover.org/wmm

#### Partial orders for BMC: paper at CAV 13 http://cprover.org/wpo

#### Formally

#### Architectures

An architecture  $A \triangleq (ppo, grf, ab)$  gives us:

- the preserved program order ppo;
- the global read-from grf determines if
  - store buffering is allowed (as on x86);
  - if the stores are atomic (unlike on Power or ARM);
- the barrier semantics ab.

#### Machine state

A state  $s \triangleq (m, b, rs)$  contains:

- the memory m: a map from addresses to writes to this address;
- the buffer b: a total order over writes per address;
- the read set rs: a set of reads.

#### Instrumenting writes



$$\frac{\text{DELAY READ}}{s \xrightarrow{d(r(w,r))}} (m, b, updrs(rs, r))$$

READ FROM SET

$$r \in rs \land$$

$$rs \cap \{r \mid (r, w) \in dp\} = \emptyset \land$$

$$rr(b, \{e \mid (e, r) \in ppo \cup ab\}) = \emptyset \land$$

$$rs \cap \{e \mid (e, w) \in ppo \cup ab\} = \emptyset \land$$

$$[(w = m(addr(r)) \land rr(b, \{w \mid (w, r) \in po-loc\}) = \emptyset) \lor$$

$$(w \neq m(addr(r)) \land w \in b \land visible(w, r))]$$

$$s \xrightarrow{f(r(w,r))} (m, b, delrs(rs, r))$$

## Visibility

A write w is visible to a read r, when:

- w and r share the same address  $\ell$ ;
- w is in the part of the buffer visible to r, namely if:
  - store buffering is not allowed, w cannot be on the same thread as r;
  - stores are atomic, w cannot be on a different thread from r;
- w is b-before the first write  $w_a$  to  $\ell$  that is po-after r;
- w is equal to, or b-after, the last write  $w_b$  to  $\ell$  that is po-before r.