Moving Hardware from "Security through Obscurity" to "Secure by Design"



Professor Ryan Kastner Dept. of Computer Science and Engineering University of California, San Diego kastner.ucsd.edu





Classic System Design



Classic View of System Security



Transistors

Modern View of System Security

Boot	77		ſ		Applications
					Programming Language
09	5	I	RTOS	Lib	Compiler/OS/Firmware
Secure	Secure Resources NoC Debug		ъС	Debug	Instruction Set
T			Radio	Microarchitecture	
		\mathbf{I}			Functional Units
L1	L1		Mem	Crypto	Logic Gates
CPU	CPU			I/O	Transistors

Modern View of System Security

	Boot	VN	1M	Apps	Many Stakeholders: With different goals and objectives Distributed Authority: Multiple OS, VM, VMM, Access Control
I	05	5	RTOS	Lib	
I	Secure Resource	es	NoC	Debug	HW/SW Coupling: Hardware Accelerators, SW/FW
l	L2			Radio	Managed Resources Shared Resources:
l	L1	L1	Mem	Crypto	IP Cores, Memories, Communication, I/O
	CPU	CPU		I/O	

Hardware Security Vulnerabilities



Timing channel





Power

Malicious code



Untrusted IP

Crypto

EM radiation

Design Complexity

<u>Hardware Design</u>	<u># Transistors</u>	Lines of Verilog	Similar SW: LOC
Intel 4004	2.3K	1.25K	Simple App: 10K
Centaur Media Unit	430K	570K	Space Shuttle: 400K
Intel Pentium 4	41M	1 M	F22 Raptor: 1.7M
MIT Raw	100M	34K	Pacemaker: 80K
Oracle SPARC M7	10B	???	
nVidia Pascal	15B	???	
Xilinx Virtex Ultrascale	20B	???	



Security is Expensive

- \sim -1 defect/error per 10 lines of code.
 - The Art of Good Design,

Mike Keating, Synopsys

- RedHat Linux: Best Effort Safety (EAL 4+)
 - * \$30-\$40 per LOC
- Integrity RTOS: Design for Formal Evaluation (EAL 6+)
 - * \$10,000 per LOC
 - More evaluation of process, not end artifact



Hardware Security Proof Techniques

Proof by Obfuscation

s6839b02361ea7740cff84daf9856c69f <= '0'; s2670fd0133d7cc8a3004d4ff7484c146 <= (others => '0'); s7ac sb68c6f7ce590ed3300f7d81ac17ce18d <= '0'; s7b6510ff2b7846dff5320e221cb8fe59 := 0; s0d0d1dcfd865493a3 if (s2b54be4bf78b53b251993adcf9203ed3 = '1') then s7b6510ff2b7846dff5320e221cb8fe59 := 1; end if; c s2b80eb4c41f61d24ee90a3613818a6df <= s1a11eab1533214865c1b32570b129413(15 downto 4) - 1; sc0983d67bc s2b80eb4c41f61d24ee90a3613818a6df <= s1a11eab1533214865c1b32570b129413(15 downto 4); sc0983d67k 5d9f4d857c961d575f38912ee1 <= '1'; else sOaec8e6d9f4d857c961d575f38912ee1 <= not s1a11eab1533 6923f3102381742e7a19441d6 <= s582746f1d34949d4176b9bbd81e7c818(15 downto 4) - 1; s5854c377es s9fdbc2f6923f3102381742e7a19441d6 <= s582746f1d34949d4176b9bbd81e7c818(15 downto 4); s5854c377e e2da25ef110bda667bfe653e := (others => '0'); if (s6839b02361ea7740cff84daf9856c69f f2b7846dff5320e221cb8fe59 := 2; else s7b6510ff2b7846dff5320e221cb8fe59 := 3; end if; when 2 s6839b02361ea7740cff84daf9856c69f <= '1'; s7ac87e499227d9dc6a11ceff8a59f788 := s1e395b2c58 s252e3afceb75f4858cba78bdfd4c66ef := (others => '0'); sf383f215d82982b1c9a99c02feb8cb3f <= s6839b02361ea7740cff84daf9856c69f <= '1'; s4c087b32fa47953ab634f1e02cce6df0 := '1'; s323e92c4e2da25e sf383f215d82982b1c9a99c02feb8cb3f <= "111"; s7b6510ff2b7846dff5320e221cb8fe59 := 5; else sf383f215d8 end if; when 5 => s6839b02361ea7740cff84daf9856c69f <= '0'; s323e92c4e2da25ef110bda667bfe653 s6a1abdee9db5e44ccd0e44602a3a06c5 := s6a1abdee9db5e44ccd0e44602a3a06c5 + 1; if (s6a1abdee9db5e44ccdC sf383f215d82982b1c9a99c02feb8cb3f <= "010"; s6839b02361ea7740cff84daf9856c69f <= '1'; s7b651 s6a1abdee9db5e44ccd0e44602a3a06c5(2 downto 0) := "000"; se89a31f14b1d4f22fa841aec78c7a22b := (others elsif (s6a1abdee9db5e44ccd0e44602a3a06c5(3) = '0' and s323e92c4e2da25ef110bda667bfe653e(3) = '1') th if (s6a1abdee9db5e44ccd0e44602a3a06c5 < s582746f1d34949d4176b9bbd81e7c818) then se89a31f14b1d4f22fa8

Proof by Handwaving



Proof by Intimidation



"YOU WANT PROOF? I'LL GIVE YOU PROOF!"

Proof by Exhaustion



Our Research

- Develop a secure hardware design flow that
 - Formally specifies security properties,
 - Identifies security vulnerabilities, and
 - Quantifies security threats.
- Focus on security properties related to confidentiality, integrity, isolation, separation, and side channels.



Source: Intel & Tortuga Logic

Confidentiality



Integrity



Availability (Timing Channels)



Mixed-Trust Domains



CIA + Mixed-Trust



Information flow analysis solves all of these problems

Noninterference

"One group of users, using a certain set of commands, is noninterfering with another group of users if what the first group does with those commands has no effect on what the second group of users can see" [Goguen & Meseguer'82].



Information Flow: Inverter



Gate Level Information Flow Tracking



Partial Truth Table



0^{U/T}: Untrusted/Trusted '0' **1**^{U/T}: Untrusted/Trusted '1'

The output is marked as "untrusted" when at least one "untrusted" input can influence the output

Does this low level tracking help?

Simple assumption that "bad inputs" always leads to "bad outputs" is overly conservative

1-bit Counter



Safely Resetting the Counter

Simple assumption that "bad inputs" always leads to "bad outputs" is overly conservative

1-bit Counter



Formalizing GLIFT



GLIFT Logic Composition



[DAC10]

GLIFT Logic Generation Flow



Hardware Security Design Flow





* Speaker has significant financial interest

Crypto Core

Does my key leak?



Crypto Core in Verilog

How do we express this and test it?

Crypto Core

Does my key leak? YES



How severe is the problem?

Quantitative Information Flow Tracking



[ICCAD15] Baolei Mao, Wei Hu, Alric Althoff, Janarbek Matai, Jason Oberg, Dejun Mu, Timothy Sherwood, and Ryan Kastner **"Quantifying Timing-Based Information Flow in Cryptographic Hardware"**

Challenges + Opportunities: Joint Analysis

- Hardware Information Flow Tracking (HW IFT)
 - Proving non-interference
 - Identifying possible flows
- Quantitative measure
 - Numerous statistical & information theoretic metrics
 - Precise measurement of information flow
 - Detecting harmful flows and security vulnerabilities



Challenges + Opportunities: Joint Analysis



HW IFT: assert iflow(key =/=> control); Fail Mutual Information:

mi(key, control) = 31.6;

HW IFT:

mi(secure_resources, io) = 0.1

HW IFT:

assert iflow(apps =/=>
 secure_resources); Pass
Mutual Information:

mi(apps, secure_resources) = 0;

Challenges + Opportunities: Measurement

- Methods for efficiently calculating security metrics
- Achieve a more accurate estimation of security metrics while collecting as few samples as possible.

METRIC

- Density estimation
- Multivariate estimation
- Hardware accelerated techniques

- Languages for specifying security properties
- A security specification language for describing the security properties about the hardware design
 - What variables are important to secure?
 - What locations are easily visible?
 - What is your risk tolerance?



Assertion: Key only flows through AES assert iflow (key =/=> \$all_outputs ignoring aes.

\$all_outputs)

 If assertion holds, key only flows to outputs through AES first



Assertion: Key only flows through AES assert iflow (key =/=> \$all_outputs ignoring aes.

\$all_outputs)

 If assertion holds, key only flows to outputs through AES first



Assertion: Key only flows through AES assert iflow (key =/=> \$all_outputs ignoring aes.

\$all_outputs)

 If assertion holds, key only flows to outputs through AES first



Challenges + Opportunities: Faster Verification

Simplify analysis logic
 Add one sided errors
 Incremental proofs



- Higher abstractions
 - Bits to bytes to words to …
 - ♦ Gates to RTL to HLS to ...

Challenges + Opportunities: Real Applications

 Tortuga Logic
 Working with top semiconductor companies
 Tools available to license
 Academic research to commercial tool



VeriDrone

Formally verified hardware/ software shims

NSF CPS



Conclusion

Secure hardware design flow

- Formally specify security properties,
- * Identify security vulnerabilities, and
- * Quantify security threats.



Focus on security properties related to *confidentiality*, *integrity*, *isolation*, *separation*, *and side channels*.

