

vFaat: von Neumann Formal Analysis and Annotation Tool

David Greve Dr. Matthew Wilding

Rockwell Collins Advanced Computing Systems Cedar Rapids, IA

dagreve@rockwellcollins.com mmwildin@rockwellcollins.com

April 2003

Advanced Technology Center



Overview

Rockwell Collins History

- Have 10+ years experience in applying Formal Methods
 - Have embraced and extended a variety of techniques

Observations

- Advantages to Accurate Low-Level Models
 - Abstraction can be tedious
- Domain knowledge
 - Missing from generic theorem provers
 - Can be codified
- Techniques generalize to
 - Different Verification Targets
 - Different Theorem Provers

Conclusion

- Judicious use of automation simplifies verification task
 - Improve Productivity, Extend Scope

vFaat: A collection of tools and techniques to help simplify reasoning about complex systems"





- Motivating History
- Observations
- Future Directions



- AAMP5/AAMP-FV
- JEM1: Symbolic Simulation
- JEM2: Executable Formal Models
- CAPS: High-Assurance Processor
- AAMP7: Intrinsic Partitioning



"Formal Verification of the AAMP5 Microprocessor", NASA Report 1995 "Formal Verification of the AAMP-FV Microcode", NASA Report 1999

Goal

Demonstrate use of Formal Methods in Industrial Setting

Project

- Sponsored by NASA Langley
- Used PVS and teamed with SRI
- Abstract representation of instruction execution created
- Functionally described Microarchitecture
- Standard Commuting Diagram Proof



Inspections connected model to implementation

Found variety of errors in formal specification

• Was there a better way to validate the model?

– Better Integration with design process?

Verified a number of instructions

Even found a few bugs

Brute Force Formalization

- Microcode specified by hand
- "Clock functions" crafted by hand

Automated microcode specification an obvious next step



"Symbolic Simulation of the JEM1 Microprocessor", FMCAD-98

Goals

- Integration of Formal Models into Design Process
- Leverage Automated Analysis
- Detect Microcode Errors (Bug Finding)

Project

- Specified JEM1 Microarchitecture in PVS
- Used PVS to execute symbolically the model
 - Generated Symbolic Results for Microcode Basic Blocks
- Analyzed Symbolic Results as part of Microcode Inspections



• Symbolic Results Difficult to Read

- Good for detecting data-flow errors (Definition/Use)
 - Unexpected Side-Effects
 - Unexpected Data-Dependencies

Demonstrated Effective Use of Automation

- Codified knowledge of problem domain
 - Control Flow Analysis Dictated Proof Architecture
- Employed Automatic Generation of:
 - Function Definitions (uCode)
 - Theorems and Theory Structure (Proof Architecture)
 - Symbolic Results (batch mode PVS)



JEM2: Executable Formal Models

"Efficient Simulation of Formal Processor Models", FMSD 2002

Goals

- Integration of Formal Models into Design Process
- Improve Model Validation Technique
 - Replace Microcode Simulator with Executable Formal Model

Project

- Modeled JEM2 in logic of ACL2
 - Subset of Common Lisp
- Compiled model to C and linked into GUI development environment



Impressive Results

- Final simulator ran as fast as original
 - No penalty to developers for using formal model
- Successfully executed regression tests
 - Guaranteed validity of formal model

Exposed ACL2 tool limitations

- Model was large and complex
- Is it possible to reason about such models?



CAPS: High-Assurance Processor

"Evaluatable, High-Assurance Microprocessors", HCSS-02

Goals

- Reason about an Executable Formal Model
- Perform Instruction Level Proofs of CAPS processor

• Project

- Modeled Microarchitecture of CAPS in ACL2
- Executed Standard Regression Tests to Validate Model
- Formalized a set of CAPS instructions
- Constructed Instruction Level Proofs



CAPS Microarchitecture Model

The ACL2 CAPS uarch model replaces the C model in the CAPS microcode simulator. The replacement is not observable to users.


CAPS ACL2 uarch model passes 3-hr standard CAPS regression test!

High-speed, formal models provide for evaluatability (looks like C, passes regression tests, integrated into dev process, proofs checked)

- FACADE – uSim											FACADE – Console						
uLoad	Reset			micCyc	mapCyc		kstep		Refresh	Enle Edu	t Optione	Window Set	up ušim				
Current -									***************************************	AAMP: Halted Bus: Halted				T5sim: USIM Instr / Sec 20.0			
64:55 0000 62:53 0000									uADR: 05a	HAIT, Harced Bus, Harced				1351W; 031H 1HSCH / Sec 20:0			
0:S1 beet	01c9	S0:S1	beef 01c	9 SAVE	001	CARRY		NOV		Go	Halt	Reset	Run	Previous	Up	User 0	
	0000		0000 000		ST 000	V16	0	R<-A		IStep	IStep Ov	BackTrace	History	Next	Down	Upper 1	
	0 0022	R2 0000 0022 NIBL 0 V32 1 S<-0 R1 0000 0010								No Source File				PC = 00024	le.L		
	0000		0000 000		0 j	UM	õ	B<-F			matels b						
	7061		0000 706	CONTRACTOR OF TAXABLE	Om	INTR		AK-STK2		[diag]->	patch M set 900	32					
PAGE 0000	0 449e		0000 449		0 j O m	SKMT PC23	0	B<-STK1				URRED ****					
LENV 0000			0000 706		0.i		0	data adr = NOB L	i ų NKO		y pressed						
	049c		0000 049	c 010a	Om	LOCK		EXCLUDE uC		, °,	E.000249=	5160		E003 200 i	ns (4t)		
Bout beel			beef 01c	MARGARI A LANGES	Ot	OVR	0	OPC Oa	OCC 4		1 microcyc 1 microcyc						
Aout 01c9 Sin 0000			01c9 000 0000 000		0 0.j	Z	1	Int Ctl -	Flt Mon								
Rin 01c			01c9 000			INTX		CAP 00	FM 10	0 Executed	1 microcyc		009=0000 R	[00] 300	ns (bt)		
Fout 01c			01c9 000		0		ff	IN O	CNT 0								
Bin <mark>01c</mark> 9			01c9 000			SV	7	INTR 0	MCB 0		E.00024A= 1 microcyc			[00] 200	ns (4t)		
-Control W		Bus			12002000		1221122				1 microcyc						
00000 0000 301f 3880 BUS:0 XRQ:0 XAK:0 IR:150a IH::00 0P:0a DR:01c9 DBW:01c9 show listing DEN:0 DIF:0 CEF:0 CEN:1 uCyc:1 wap:0 WD:0000 RD:150a								0		E 000	30D-0109 P	[00] 300					
show li	sting	DEN:0	DTF:0	UEF:0 UE	N:1 ulya	o:1 map	O WL	J: 0000 RD: 1	50a	Executed	1 microcyc			2002 000 .			
										0	E.00024B=	:0915		E00] 200 i	ns (4t.)		
				xterr	2					Executed	1 microcyc	le					
		•		Aten						0	E.00024C=			[00] 200	ns (4t)		
	:cycle ∶ t::set_i		1)		-						1 microcyc						
	FCP2K_U									0	F.00024T	:0000		F001 200 I	ns (4t.)		
useq:::	useq_do_	_reset	0			Filter				Executed	1 microcyc	le		[00] 200	10 (40)		
	FCP2K_CS FCP2K_PI			j		ACL/f	cp2ka	2/sim/*.so	þd	0	E,00024E=	-1500		[00] 200			
	t::set i									Executed	1 microcyc	le		2003 2001	13 (40)		
	FCP2K_U					Director	and the second second	Files			1 microcyc 1 microcyc						
	useq_do_					/sim/.		bist.sod c.sod			1 microcyc						
	t::set_i FCP2K_U					/sim/dbg		clean.sod		0		E 007	OC1-DEEE U	[00] 500	(10+)		
	usea_do					/sim/gui		cputest.sod		Executed	1 microcyc	le	JOI-DELL M	2003 300 1	15 (1007		
	t::set_i					/sim/mem		diag.sod		Executed	1 microcyc	:le					
	FCP2K_U					/sim/prs /sim/sym		diag_um.sod f.sod									
	useq_do_ FCP2K_CS					/sim/tes		fixrs.sod									
	FCP2K_PI									Command:							
	t::set_))			C-1+ -		file to execut		Command.	1						
cycle	:cycle :	= 0					*******										
cycle						/tcp2	K2/s	im/diag.so	a								
cycle	= 2000				-												
	:cycle =	= 10000)			OK	Ī Ir.	lter 0			-						
cycle cycle						OK	Fi	lter Cance									
Gycre	- 4000									Nows f	or Nords	Stuff that	matters				


User 2 User 3









microcode line


























Advanced Technology Center



Considerable effort expended on EFM reasoning

ACL2 enhanced to deal efficiently with single threaded expressions

Techniques to manage complexity

- Proof libraries
 - Bit vectors
- Using low level model to help define abstract model
 - Simplifies abstract specification and proof process
- Proof-generating Macros
 - Similar to techniques constructed for JEM1 symbolic simulation



"High-Assurance Intrinsic Partitioning", HCSS-03

Goals


- Verify Security Properties of AAMP Intrinsic Partitioning Mechanism

Project

- Formalize Security Property in ACL2
- Formalize Intrinsic Partitioning Functionality
 - "Instruction Level" Model
 - Linear Address Space
- Prove that Intrinsic Partitioning satisfies Security Property




Linear Address Space Reasoning





Linear Address Space Reasoning





Reasoning about Linear Address Spaces

Identify orthogonal functionality

- Techniques that scale
- Make explicit for theorem prover
- Could Leverage Data Flow (Definition/Use) Analysis

Proof Architecture

- Block structured decomposition
 - Similar to CAPS work
- Over function boundaries
 - Not Microcode blocks





- Motivating History
- Observations
- Future Directions



Observations

Advantages to Accurate Low-Level Models

- Model Validation
- Tie to Design Process via Simulation

Domain knowledge

- Control Flow, Data Flow Analysis
- Can be codified in 3rd party tools
 - Results represented in language of theorem prover

Techniques generalize to

- Different theorem provers (PVS,ACL2)
- Many different processor models
- Different levels of abstraction





- Motivating History
- Observations
- Future Directions



Future Directions

• Extend techniques to larger, more complex problems

- Additional microprocessors in the AAMP/JEM/CAPS family
- Operating System Kernels
- Mathematical and Cryptographic Libraries
- Virtual Machines

Enable the use of low-level models

- Model validation
- Avoid trusting or reasoning about compilers/abstractions
- Assembly/micro code is not uncommon in these domains
 - Performance
 - Access to features unavailable in high-level languages
- Encourage continued industrialization of theorem proving technology
 - More powerful
 - More capable



vFaat: Overview

"A collection of tools and techniques to help simplify reasoning about complex systems"

Input

- Domain specific: object files, microcode
- Produces device and theorem prover independent representation

Annotation

- Pre/Post conditions
- Proof Composition

Analysis

- 3rd party tools automate capture of domain specific knowledge
- Stores results as annotations

Output

- Generates input for theorem prover
- Isolates 3rd party tools from correctness argument



Conclusion

Rockwell Collins History

Have 10+ years experience in applying Formal Methods

Observations

- Low Level Models are useful in a variety of domains
- Domain knowledge can be codified and used in theorem provers
- Effective techniques generalize over domains and theorem provers

Conclusion

- Combining automated analysis and theorem proving
 - Improves productivity
 - Continues to provide high-assurance results
 - Extends the scope of what is currently feasible